

3D motivations for High Energy Physics

And for imaging devices


Applications of 3D IC in High Energy Physics

- ▶ Interest mainly focused on detectors with high electronic densities (Vertex detectors)
 - ▶ See Ladislav Andricek talk on this conference
 - ▶ Either Hybrid or MAPS pixels designers are interested in 3D electronics for future upgrade or new detectors
 - ▶ **Hybrids** → Decrease the pixel pitch while keeping same functions
 - ▶ Addressed at the moment by changing technology node
 - ▶ ATLAS : IBM : 0.25 μm → ATLAS Internal B-Layer upgrade : IBM 0.13 μm
 - ▶ SLHC : 90 nm or 65 nm node **or 3D**
 - Analog design challenge beyond 90 nm
 - 2 tiers of 130 nm are competitive with 1 tier of 60 nm
 - Mixing technologies will be a must
 - ▶ **MAPS** : Increase the pixels functions while keeping same pixel dimensions

Projects in hybrid pixel community in France

▶ 3D chip for SLHC or ATLAS upgrade (CPPM)

- ▶ Split the functionalities of the “just designed” FE-I4-A , 130 nm chip into 2 tiers, having a pixel dimension of $50 * 125 \mu\text{m}$




- ▶ Natural separation of pixel functions
 - ▶ Quite huge chip ($2*2 \text{ cm}$, more than 50k Pixels)
 - ▶ Common project with Bonn and LBNL groups
- ## ▶ New pixels concepts for achieving smaller dimensions and low power consumption
- ▶ Reach $50*50 \mu\text{m}$ pixel pitch with $3 \mu\text{W/ pixel}$
 - ▶ Project of LAL (Orsay) group

Projects from the MAPS community in France (IPHC/IRFU)

- ▶ Tracking and imaging : Self-Triggering Pixel Strip
LikeTracker(STriPSet)

Ziptronix DBI® (Direct Bond Interconnect)


Tezzaron (metal-metal (Cu) thermocompression)



Projects from MAPS community (con't)

- ▶ ILC /CLIC --> Fast 3D sensor with power reduction

MAPS with fast pipeline digital readout aiming to minimise power consumption (R&D in progress)



→ $\sigma_{sp} \sim 2 \mu\text{m}$, $T_{int.} < 10 \mu\text{s}$

Subdivided sensitive areas running individually in rolling shutter mode

Number of rows adapted to the required readout time

↳ Few μs r.o. time may be reached


Pixel pitch $\sim 20 \mu\text{m}$:

↳ Tier 1: CMOS sensor & preamplifier ($G \sim 500 \mu\text{V/e}^-$)

↳ Tier 2: 4-bit pixel-level ADC with offset cancellation

LSB \sim Noise; $\sim 100 \mu\text{w/pixel}$ in the selected row

↳ Tier 3: Fast pipeline readout with data sparsification



Finally ..

- ▶ For vertex pixel detectors, 3D technologies are very promising
 - ▶ Either for right technology choice either for increase pixels functionalities
- ▶ 15 research labs joined for making the first HEP , 3D run, 2 years ago (Chartered-Tezzaron techno)
- ▶ This first experience shown that design rules and methodology are difficult to handle in such a “prototype tech”
- ▶ First results are foreseen in early 2011
- ▶ Next run (with techno variant) is foreseen in 2nd quarter of 2011 and a big part of reticle is already allocated