PAnDA_DreiPunktEins

Run reference : S65C15_1 - IC STMicroelectronics 65nm Advanced CMOS 7 ML CMOS065 (datasheet)

S65C15_1 PAnDA_DreiPunktEins

PAnDA (Programmable Analogue and Digital Array) is a novel FPGA architecture that can be reconfigured at the transistor level, in addition to the digital level. This allows fine-grained, post-fabrication optimisation of mapped designs in order to manipulate the operating-point of the design, mitigate the effects of process variations and improve reliability/fault tolerance. PAnDA DreiPunktEins is an updated version of the third prototype chip fabricated on the EPSRC funded PAnDA project. The aim of the chip is to test a complete version of the PAnDA architecture, including the reconfigurable global and modified inter-CAB routing.